

GIGABYTE GA-M57SLI-S4 Schematics

Revision:1.1

SHEET

TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	PROCESSOR HT INTERFACE
05	PROCESSOR DDR INTERFACE
06	PROCESSOR DDR INTERFACE
07	PROCESSOR CONTROL & DEBUG
08	DIMM A0,B0
09	DIMM A1,B1
10	DIMM TERMINATION
11	MCP55 HT/CLK
12	MCP55 PCIE X16
13	MCP55 PCIE X8 X1
14	MCP55 PCI
15	MCP55 SATA , IDE
16	MCP55 AUDIO , USB , MISC
17	MCP55 DUAL RGMII
18	MCP55 PWR/GND
19	MCP55 DECOUPLING
20	PCI EXPRESS X16 SLOT
21	PCI EXPRESS X8 SLOT
22	PCI EXPRESS X1 SLOT1,2,3
23	PCI 1,2 SLOT
24	CODEC 883
25	AUDIO JACK, L_OUT, F_AUDIO

SHEET

TITLE

26	IDE1/FDD
27	KB_MS/FUSEVCC
28	VCORE POWER
29	VCC12_HT,VCCA25,VCC15,PLL POWER
30	PWR SEQUENCE PWR
31	DDR18 , DDRVTT , 5VDUAL
32	ATX POWER CONNCTOR,VCC15
33	DUAL BIOS
34	FRONT PANEL
35	ITE 8716F (GB)
36	FAN/HW MONITOR
37	F_USB1/F_USB2/F_USB3 CONNECTOR
38	COMA , LPT , TPM , R_USB
39	MARVELL 1116 RGMII PHY -A
40	TI TSB43AB23 1394A
41	
42	
43	
44	

GIGABYTE CORP.

Title			
BLOCK DIAGRAM			
Size	Document Number	Rev	
Custom	GA-M57SLI-S4	1.1	
Date:	Thursday, November 22, 2007	Sheet	1 of 41

Version: 1.1

Circuit or PCB layout change for next version

[illegible]

GIGABYTE CORP.			
Title BOM & PCB MODIFY HISTORY			
Size	Document Number	Rev	
Custom	GA-M57SLI-S4	1.1	
Date:	Thursday, November 22, 2007	Sheet	2 of 41

BLOCK DIAGRAM

The block diagram illustrates the NFORCE CRUSH K804 740BGA motherboard architecture. The central component is the NFORCE CRUSH K804 740BGA chipset, which connects to a SOCKET 940 K8 processor. The processor is powered by a POWER SUPPLY CONNECTOR through a VREG. The chipset is connected to the processor via HT 16X16 1GHZ. The chipset also connects to various peripherals: PCI EXPRESS X16 GRAPHICS, PCI EXPRESS, PCI EXPRESS, ATA 133, PRIMARY IDE, SECONDARY IDE, INTEGRATED SATA, X4 - SATA CONN, LPC BUS 33MHZ, and RGMII. The LPC BUS 33MHZ connects to an SIO ITE8712, LPC HDR, and 4MB FLASH. The RGMII connects to a MII/RGMII. The chipset also connects to DDRII SDRAM (200/266/333/400MHZ), PCI 33MHZ, AC97, X10 USB2, and BACK PANEL CONN. The BACK PANEL CONN includes USB2 PORTS 5-4 DOUBLE STACK, USB2 PORTS 3-2 X2/GBIT LAN, FRONT PANEL HDR, USB2 PORTS 1-0, USB2 PORTS 7-6, and USB2 PORTS 9-8.

```
graph TD
    PS[POWER SUPPLY CONNECTOR] --> VREG[VREG]
    VREG --> CPU[SOCKET 940 K8]
    CPU -- HT 16X16 1GHZ --> CHIP[NFORCE CRUSH K804 740BGA]
    CHIP -- 200/266/333/400MHZ --> DDR[DDRII SDRAM]
    CHIP -- PCI 33MHZ --> PCI[PCI SLOTS]
    CHIP -- AC97 --> AC[AC97]
    CHIP -- X10 USB2 --> USB[USB2 PORTS]
    CHIP -- RGMII --> MII[MII/RGMII]
    CHIP -- PCI EXPRESS X16 GRAPHICS --> PEX16[PEX X16]
    CHIP -- PCI EXPRESS --> PEX1[PEX X1]
    CHIP -- PCI EXPRESS --> PEX2[PEX X1]
    CHIP -- ATA 133 --> IDE[PRIMARY IDE / SECONDARY IDE]
    CHIP -- INTEGRATED SATA --> SATA[X4 - SATA CONN]
    CHIP -- LPC BUS 33MHZ --> SIO[SIO ITE8712]
    CHIP -- LPC BUS 33MHZ --> LPC[LPC HDR / 4MB FLASH]
    CHIP -- BACK PANEL CONN --> FB[FRONT PANEL HDR / USB2 PORTS 1-0 / 7-6 / 9-8 / 5-4 DOUBLE STACK / 3-2 X2/GBIT LAN]
```

Title			
BLOCK DIAGRAM			
Size	Document Number		Rev
Custom	GA-M57SLI-S4		1.1
Date:	Monday, August 28, 2006	Sheet	3 of 41



L0_CADIN_L[0..15] <L0_CADIN_L[0..15] [11]
L0_CADIN_H[0..15] <L0_CADIN_H[0..15] [11]
L0_CLKIN_L[0..1] <L0_CLKIN_L[0..1] [11]
L0_CLKIN_H[0..1] <L0_CLKIN_H[0..1] [11]
L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] [11]
L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] [11]
L0_CLKOUT_L[0..1] <L0_CLKOUT_L[0..1] [11]
L0_CLKOUT_H[0..1] <L0_CLKOUT_H[0..1] [11]

CPU_VDDA_RUN = VDDA25
CPU_VDDIO_SUS = DDR18V
CPU_VTT_SUS = DDRVTT


CPU_VDD_RUN = VCORE

VLDT_RUN = VCC12_HT

VLDT_A = VCC12_HT
VLDT_B = HT12B





SOCKET_M2
M2_RM/PLASTICS/12KRC-04K807-41R]
















GIGABYTE CORP.


Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom		1.1	
Date:	Monday, August 28, 2006	Sheet	4 of 41
















GIGABYTE CORP.


File			
MCP55 PCI			
Size	Document Number	Rev	
Custom	GA-M57SLI-S4	1.1	
Date:	Monday, August 28, 2006	Sheet	14 of 41








U5516
P8GA776-NVIDIA-MCP55

MCP55
MCP55P-N-A1
SEC 7 OF 9




GIGABYTE CORP.

File			MCP55 DUAL RGMII	
Size			Document Number	Rev
Custom			GA-M57SLI-S4	1.1
Date:			Monday, August 28, 2006	Sheet 17 of 41




CLR_COMS:1-2	
SHORT	CLEAR CMOS
OPEN	NORMAL



GIGABYTE CORP.

File		
MCP55 PWR/GND		
Size	Document Number	Rev
Custom	GA-M57SLI-S4	1.1
Date:	Monday, August 28, 2006	Sheet 18 of 41


MCP55 BACK SIDE DECOUPLING



MCP55 INTERNAL PULL-UP/PULL-DOWN

PIN	VOLTAGE
A20GATE/GPIO	+3.3V
EXT_SMI*/GPIO	+3.3V_DUAL
HDA_SDATA_IN0/GPIO_22/MGPIO_0	+3.3V_DUAL/GND
HDA_SDATA_IN1/GPIO_23/MGPIO_1	+3.3V_DUAL/GND
HDA_SDATA_IN2/GPIO_24/MGPIO_2	+3.3V_DUAL/GND
HDA_SDATA_OUT/GPIO_45	+3.3V_DUAL/GND
JTAG_TDI	+3.3V
JTAG_TMS	+3.3V
JTAG_TRST*	GND
KBRDRSTIN*/GPIO	+3.3V
PE_WAKE*	+3.3V_DUAL
SIO_PME*/GPIO	+3.3V_DUAL
THERM*/GPIO	+3.3V

MCP55 TOP SIDE DECOUPLING



GIGABYTE CORP.

File

MCP55 DECOUPLING

Size
Custom



Document Number

GA-M57SLI-S4



Rev
1.1

Date: Monday, August 28, 2006

Sheet 19 of 41



APW1*4/BK/OC/P/5.08VA/SN/OH




GIGABYTE CORP.			
Title			
PCI EXPRESS X 16			
Size	Document Number	Rev	
Custom	GA-M57SLI-S4	1.1	
Date:	Monday, August 28, 2006	Sheet	20 of 41

PCI-E/16X-164P/BU-297C/PULLPUSH/11AC1-021164-A1R1

EXP B TXP0	C17	0.1u/4Y5V/16V/Z	EXP B TXP0C
EXP B TXN0	C21	0.1u/4Y5V/16V/Z	EXP B TXN0C
EXP B TXP1	C30	0.1u/4Y5V/16V/Z	EXP B TXP1C
EXP B TXN1	C31	0.1u/4Y5V/16V/Z	EXP B TXN1C
EXP B TXP2	C34	0.1u/4Y5V/16V/Z	EXP B TXP2C
EXP B TXN2	C35	0.1u/4Y5V/16V/Z	EXP B TXN2C
EXP B TXP3	C38	0.1u/4Y5V/16V/Z	EXP B TXP3C
EXP B TXN3	C39	0.1u/4Y5V/16V/Z	EXP B TXN3C
EXP B TXP4	C46	0.1u/4Y5V/16V/Z	EXP B TXP4C
EXP B TXN4	C49	0.1u/4Y5V/16V/Z	EXP B TXN4C
EXP B TXP5	C52	0.1u/4Y5V/16V/Z	EXP B TXP5C
EXP B TXN5	C54	0.1u/4Y5V/16V/Z	EXP B TXN5C
EXP B TXP6	C56	0.1u/4Y5V/16V/Z	EXP B TXP6C
EXP B TXN6	C59	0.1u/4Y5V/16V/Z	EXP B TXN6C
EXP B TXP7	C62	0.1u/4Y5V/16V/Z	EXP B TXP7C
EXP B TXN7	C64	0.1u/4Y5V/16V/Z	EXP B TXN7C



EXP_B_TXP[0..7] >> EXP_B_TXP[0..7] [13]
EXP_B_TXN[0..7] >> EXP_B_TXN[0..7] [13]

[13] PE5_PRSNT- >> R469 0/4
[13] PE4_PRSNT- >> R471 0/4/X





-PCIE_A_RST >> R480 0/4/X -PCIE_A_RST_C
-PCIE_B_RST >> R481 0/4/X -PCIE_B_RST_C



**VCC3 10% to Core power 90% < 30ms
else, PCIE_RST add 74ACT08**






PCI-E/16X-164P/BK/PULL/PUSH



EXP_B_RXP[0..7] >> EXP_B_RXP[0..7] [13]
EXP_B_RXN[0..7] >> EXP_B_RXN[0..7] [13]






PCI SLOT 1,2


[14,40] AD[0..31] ↔ AD[0..31]

PCI SLOT1








IDSEL(A23)
(D)

PCI SLOT2




IDSEL(A24)
(A)



GIGABYTE CORP.

PCI SLOT 1,2


File	Document Number	Rev
	GA-M57SLI-S4	1.1
Date	Monday, August 28, 2006	Sheet 23 of 41




GIGABYTE CORP.

Title			
AZALIA-ALC883			
Size	Document Number	Rev	
Custom	GA-M57SLI-S4	1.1	
Date:	Monday, August 28, 2006	Sheet	24 of 41





CODEC POWER/EMI PAD




FOR EMI




CD IN

**SPDIF**


AZALIA JACK




BTX AZALIA CONNECTOR




11NR6-403007-21




LINE-OUT



LINE-IN




MIC-IN



SURROUND




CEN/LFE



SURR BACK






AZALIA FRONT PANEL




GIGABYTE CORP.





GIGABYTE CORP.			
Title			
AUDIO JACK			
Size Custom	Document Number	GA-M57SLI-S4	Rev 1.1
Date:	Monday, August 28, 2006	Sheet	25 of 41



PRIMARY IDE CONNECTOR




GIGABYTE CORP.			
Title		IDE CONNECTOR	
Size B	Document Number	GA-M57SLI-S4	Rev 1.1
Date:	Sheet 26	of 41	



GIGABYTE CORP.

Title			KB & PS2 MOUSE & IR	
Size	Document Number	GA-M57SLI-S4		Rev
B				1.1
Date:		Sheet	27	of 41



1.4V@150mA Max

8A 三顆118度C

量測值 VCC15 電流:5.68A

$$1.25(1+12/100)=1.4V$$

850mA

1.4V+-10%

3500mA 三顆109度C





量測值 VCC12 電流:3.38A

reserved





CLOSE R418

GIGABYTE CORP.





Title			VCC12 HT,VCCA25,PLL POWER
Size	Document Number	Rev	
	GA-M57SLI-S4	1.1	
Date:	Monday, August 28, 2006	Sheet	29 of 41






ATX POWER CONNECTOR




GIGABYTE CORP.			
Title			
Misc. PWR & ATX CONN.			
Size	Document Number	Rev	
B	GA-M57SLI-S4	1.1	
Date:	Sheet	32	of 41




DUAL BIOS SELECTION		
	Main	Backup
GPO30	0	1
GPO28	1	0






GIGABYTE CORP.

Title			PANEL & STR LED & RI	
Size	Document Number	GA-M57SLI-S4		Rev
B				1.1
Date:		Sheet	34	of 41




Hardware Monitor circuits




GIGABYTE CORP.

Title		FAN/HWMO	
Size	Document Number	GA-M57SLI-S4	
B		Rev 1.1	
Date:	Monday, August 28, 2006	Sheet	36 of 41





FRONT SIDE USB1



FRONT SIDE USB2






FRONT SIDE USB3

**GIGABYTE CORP.**

Title	USB PORT
-------	----------

Size B	Document Number GA-M57SLI-S4
-----------	--


Date:	Sheet 37 of 41
-------	----------------





Hardware Configuration: See config_0:4

1. PHY address:00001
2. ENA_XC:Enable Auto-Crossover
3. RGMII_TX:Transmit clock not internally delayed
4. RGMII_RX:Receive clock transition when data transitions
5. Advertise all capabilities

E1116 use external 2.5V single power supply.
1.8V create by PNP and 1.2V use internal reg.







GIGABYTE CORP.			
Title			
CURRENT_OUT			
Size	Document Number		Rev
B	GA-M57SLI-S4		1.1
Date:	Monday, August 28, 2006		Sheet 41 of 41